
y_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
y_i__0
S=3'b000 I0
S=3'b001 I1
S=3'b010 I2
S=3'b011 I3
S=3'b100 I4
S=3'b101 I5
O
S[2:0]
RTL_MUX
y_reg
D
G
Q
RTL_LATCH
y
nst_i
V=B"01", S=1'b1 I0[1:0]
V=B"10", S=default I1[1:0]
O[1:0]
S
RTL_MUX
nst_i__3
S=3'b000 I0[1:0]
S=3'b001 I1[1:0]
S=3'b010 I2[2:0]
S=3'b011 I3[2:0]
S=3'b100 I4[2:0]
S=3'b101 I5[1:0]
S=default I6[2:0]
O[2:0]
S[2:0]
RTL_MUX
y_i__1
A[2:0]
O
RTL_ROM
reset
din
clk
nst_i__0
V=B"01", S=1'b1 I0[1:0]
S=default I1[1:0]
O[1:0]
S
RTL_MUX
cst_reg[2:0]
RST
C
D
Q
RTL_REG_SYNC
nst_i__1
V=B"100", S=1'b1 I0[2:0]
V=B"010", S=default I1[2:0]
O[2:0]
S
RTL_MUX
nst_i__2
V=B"101", S=1'b1 I0[2:0]
V=B"011", S=default I1[2:0]
O[2:0]
S
RTL_MUX